Abstract-An architectural overview of an image sensor with Stacked CMOS technology or 3D integration has been general spatial processing capabilities on the focal plane is implemented primarily in silicon-on-insulator (SOI) or presented. The system has been fabricated on two separate silicon-on-sapphire (SOS) processes. The optically tiers, implemented on silicon-on-insulator technology with transparent substrates allow vertical alignment of multiple vertical interconnect capabilities. One tier is dedicated to dies economically feasible. The relatively small thickness of imaging, where photosensitivity and pixel fill have been the substrate has been beneficial in the 3D integration modemn fully-depleted (FD) silicon-on-insulator or siliconon-sapphire processes. Previous works have focused on achieving respectable levels of quantum efficiency by using
The use of an FD-SOI process permits the use of and various systems-on-a-chip have been created. One of the backside illumination, where the incident light is directed main shortcomings in these systems is mapping biological towards the underside of the photosensitive chip. The functions, which are constructed in the 3D world, onto a incident light thereby bypasses any obstructing interconnect planar 2D Si structure. For example, a silicon retina reported or silicide. by [1] , models the spatiotemporal processing of the five different layers of cells in the human retina. The penalty of 1. SYSTEM OVERVIEW mapping the functionality of these 3D cell layers onto a 2D integrated circuit is extremely large photo pixels. the CCI or to Vref, as shown in Fig. 2 . Multiple columns can be selected simultaneously when doing spatial summation. The PIN photodiode was fabricated in an annular "doughnut" shape to avoid edge effects, which can A 100 x 50 pixel array was created. Latched scanners potentially increase dark current. 
IV. PROCESSING
The noise suppression of the photo pixel is performed in A block diagram of the image processing elements on tier two steps. Initially the output current (Icci after integration) 2 is presented in Fig. 3 . The image processing circuitry on 'Cint is memorized in the current memory cell (2). The pixel is this tier is composed of a correlated double sampling (CDS) then reset and the output, 'Crsp ('cci when L1, Vreset), defined noise suppression unit, a current memory array, access by (3), is automatically subtracted from ICint. The final registers for the memory array and a digitally controlled current output is the difference between ICint and ICrs,t and is analog scaling unit.
given by (4).
The functionality of the noise suppression circuitry is to (Fig. 3) . The memory cells have one /000000 00000000 set of registers, which allow write access, and another set of /14, _ _registers, which allow read access. For simplicity, these Current MemoryP Processed registers are not shown in Fig. 3 or Fig. 4 . The memory cell Current Memory Images is composed of two parts. The first part is the standard 12C Array current memory cell, composed of coarse and fine submemory units [7] . Although the chip area occupied by the Processing 12C memory cell is increased compared to a standard single Units transistor memory cell, the precision of the memory cell is The CDS circuitry is based on the 12C current memory largely due to the smaller capacitance used in the earlier one.
cell described by Hughes et al. [7] . The memory cell is The second part of the memory cell is composed of read out composed of a coarse sub-memory and a fine sub-memory transistors M8 through M1O and corresponding switch cell (Fig. 4) . The coarse sub-memory cell is composed of transistors SIX through S3X, which allow three copies of the transistor MI, capacitor Cl and switch transistor S1, while memorized current to be output on common horizontal the fine sub-memory cell is composed of transistor M2, buses. These three copies allow access to three distinct capacitor C2 and switch transistor S2. During the memory elements per row of the processing unit. Each one memorization stage of the coarse memory cell, charge of the memory currents are then scaled in the processing unit injection errors dependent on the input current level are according to the convolution kernel specifications. Since introduced on capacitor Cl. These signal dependent charge three rows of the current memory array can be accessed in injections are memorized in the fine memory cell, capacitor parallel, and each row contains three distinct memory C2, and subtracted from the coarse memory cell. SPICE currents, a total of nine distinct currents are available outside simulations indicate that the final memorized current can the memory array. The concept of block-parallel access of replicate the original current withl10-bit accuracy.
several memory elements is similar to the block-parallel access of multiple photo pixels for spatiotemporal image processing at the focal plane [8] . This concept has great configuration of the selection and routing switches advantages for single-die image processing architectures; (registers). however, it does not present an optimal addressing scheme for a 3-D integrated circuit implementation. Further
In general, the computation performed by the processing algorithmic optimization will be needed for efficient 3-D unit S gliven in equation (5), where the window of spatiotemporal imnage processing.
convolution iS NxM elements, J(x,y) is the memory current in the window of convolution and a(x,y) is the kernel The processing unit is a digitally controlled analog coefficient. processing unit, consisting of four sub-units. The sub-units are identical in structure and consist of a digital control i±N/2 j±M/2 memory with 45 bits per sub-unit and analog scale and add J t (i,) = E a(x,y)J(x,y) circuits. Each of the nine input currents is first mirrored four x=i-N12 y=j-M12
(5) times, and then passed to the sub-processors for individual computation. The digital memory assigns a 5-bit signedwhere a(x,y)=n/4 Vn {ne ,-15<n<15} magnitude control word per current, specifying the kernel coefficient for each current [8] 
V. ALGORITHMIC SPATIAL FILTERING

